By Topic

Partial Reconfiguration Applied in an On-line Evolvable Pattern Recognition System

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jim Torresen ; Department of Informatics, University of Oslo P.O. Box 1080 Blindern, N-0316 Oslo, Norway, E-mail:, Web: ; Geir Aarstad Senland ; Kyrre Glette

One of the main challenges with autonomous adaptable systems is the lack of hardware flexibility. However, reconfigurable logic is a promising technology for run-time adaptable systems ¿ often called reconfigurable computing. The paper outlines how reconfiguration can be applied at run-time for an on-line evolvable system to improve flexibility in the hardware. The challenge of the latter is to include flexibility without resynthesis and avoid having a too large logic gate overhead. An architecture based on system-on-chip and partial reconfiguration is presented in the paper. Results from implementation show that reconfiguration can be undertaken in a few milliseconds for one category detection module of our classification system.

Published in:

NORCHIP, 2008.

Date of Conference:

16-17 Nov. 2008