By Topic

60 GHz Amplifier Employing Slow-wave Transmission Lines in 65-nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sandstrom, D. ; SMARAD-2/Electron. Circuit Design Lab., TKK Helsinki Univ. of Technol., Helsinki, Finland ; Varonen, M. ; Karkkainen, M. ; Halonen, K.

A three-stage V-band amplifier implemented in 65-nm baseline CMOS technology is presented in this paper. Slow-wave coplanar waveguides are used for matching and interconnects to study the benefits of using this line type in amplifier design. Measured power gain, noise figure and 1 dB output compression point at 60 GHz are 13 dB, 6.3 dB and +4 dBm, respectively. The amplifier has 19.6 GHz of 3 dB bandwidth, thus covering entirely the unlicenced band around 60-GHz. The performance is achieved with a 1.2 V supply and 45 mA DC-current consumption.

Published in:

NORCHIP, 2008.

Date of Conference:

16-17 Nov. 2008