By Topic

A Systolic Array 2-D IIR Broadband RF Beamformer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
H. L. P. Arjuna Madanayake ; Dept. of Electr. & Comput. Eng., Univ. of Calgary, Calgary, AB ; Sean V. Hum ; Leonard Thomas Bruton

A systolic architecture is proposed for the real-time implementation of broadband 2-D IIR beam filters having applications in ultra-wideband (UWB) radio frequency (RF) antenna arrays. Real-time throughputs of one-frame-per-clock-cycle are achieved. A finite-difference time-domain computational electromagnetic model of a typical indoor propagation environment is used to illustrate that the method significantly reduces the bit error rate of the simulated communication system in the presence of multi-user interference, thereby demonstrating the potential application of the architecture in RF communications.

Published in:

IEEE Transactions on Circuits and Systems II: Express Briefs  (Volume:55 ,  Issue: 12 )