By Topic

Validation of ASIP Architecture Description

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yan-yan Gao ; Dept. of Comput. Sci., Univ. of Sci. & Technol. of China, Hefei ; Xi Li ; Jie Yu

Validation is one of the most complex and expensive tasks in current Application Specific Instruction Set Processors (ASIP) design process. Many existing approaches employ a multiple-level approach to efficiently design and verify ASIP design. This paper presents a novel extended timed Petri net model called HDPN-Hardware Design based-on Petri Net to model systems at multiple levels, and introduces a verification scheme based on HDPN to satisfy the requirement of Design Space Exploration (DSE). This paper focuses on formal modeling and verification ASIP architecture. And a DLX pipelined processor is presented to demonstrate the validity and usage of this method.

Published in:

Embedded Computing, 2008. SEC '08. Fifth IEEE International Symposium on

Date of Conference:

6-8 Oct. 2008