By Topic

Grid Memory Service Architecture for High Performance Computing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Lei Li ; Inst. of Comput. Technol., Chinese Acad. of Sci., Beijing ; Siyuan Liu ; Mingyu Chen ; Jianping Fan

Increasing network and data intensive applications demand more to computing and memory capacity. But tight coupling between CPU and memory makes it hard to share memory components, resulting in difficulty to improve system performance and reduce system cost. Furthermore, nowadays memory architecture cannot adapt "small computing, big memory" feature of application. Supporting by optical interconnect and reconfigurable technology, memory can be separated with CPU and gathered into memory server to provide grid service. This paper proposed a grid memory service (GMS) architecture, which is implemented by memory box. Design of GMS architecture focuses on high speed, high volume, dynamically shared, high scalability, flexibility and autonomy. Programming model and uniform access interface is designed to satisfy vary clients and application. A serial, packet switching based optical interconnect GMIP is designed to obtain high speed and high scalability. With rich and cheap embedded processor and control logic in memory box, distributed intelligent memory is implemented, including distributed processing, multi-level memory management and active memory. A prototype is implemented as verification platform and the test result illustrates low access latency of memory box, improved performance than disk, and good effect of active memory.

Published in:

2008 Seventh International Conference on Grid and Cooperative Computing

Date of Conference:

24-26 Oct. 2008