By Topic

The FACS VLSI architecture for model-based vision

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

The paper is motivated by the need to provide hardware support for model-based vision. We propose a dedicated parallel VLSI architecture for low-level image processing for model based vision. The proposed architecture will permit concurrent processing of multiple images and concurrent computations on each image. Each dedicated VLSI processor is composed of an algorithm processor and an input/output processor. Our design approach facilitates expansion of the system so that more processors can be rapidly incorporated in future. The approach is illustrated by means of a feature evaluator design

Published in:

Image Processing and its Applications, 1995., Fifth International Conference on

Date of Conference:

4-6 Jul 1995