Threshold voltage-minimum gate length trade-off in buried channel PMOS devices for scaled supply voltage CMOS technologies | IEEE Journals & Magazine | IEEE Xplore