By Topic

Effect of Temperature Variation on Gate Tunneling Currents in Nanoscale MOSFETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Garima Joshi ; UIET, Panjab Univ., Chandigarh ; Singh, D.N. ; Thangjam, S.

In this paper, an analytical model for gate tunneling current has been deployed by solving Schrodinger equation using Wentzel-Kramer-Brillouin (WKB) approximation method for trapezoidal potential barrier. The gate tunneling current has been computed for direct tunneling from channel to gate as well as for tunneling from source drain extension (SDE) region to gate. Effect of temperature variation on gate tunneling current with SiO2 thickness of 4 nm to 1 nm range has been studied at various gate voltages. To study the effect of temperature on gate tunneling current, the related parameters have been modeled based on physics. Effect of variation of substrate doping concentration (Na) on gate tunneling current in n-MOSFET has also been studied. These studies have been used to bring out the design margins available in equivalent oxide thickness (EOT) and Na.

Published in:

Nanotechnology, 2008. NANO '08. 8th IEEE Conference on

Date of Conference:

18-21 Aug. 2008