By Topic

Reliability of n-Bit Nanotechnology Adder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hanninen, I. ; Dept. of Comput. Syst., Tampere Univ. of Technol., Tampere ; Takala, J.

The circuit technologies of the future are expected to have very high defect rates in the manufacturing process and also runtime faults, leading to paradigm shift toward design-for-reliability. There are various ways to increase the robustness of logic designs, but for many applications, the relations between the reliability of the complete system and the components are unknown, preventing justified design rulings. Previous work has analyzed the reliability of a full adder unit, establishing the expected failure rate via a decomposition of probabilistic transfer matrices of primitive gate level components. This paper extends the probabilistic analysis into a complete multi-bit ripple carry adder (RCA) unit, implemented on quantum-dot cellular automata nanotechnology. We show that the reliability of a RCA depends linearly on the failure rates of the macro level components (full adders and wire blocks), but the contributions are heavily weighted by the operand word length. Moreover, the reliability of the passive wiring grows to dominate the total reliability, while the full adders have smaller effect. This is actually very beneficial, since the wire blocks of a RCA can be easily hardened against defects; with reliable wiring, a large adder unit with 99% reliability level requires only relatively low 99.98% reliability from the full adder component.

Published in:

Symposium on VLSI, 2008. ISVLSI '08. IEEE Computer Society Annual

Date of Conference:

7-9 April 2008