By Topic

Low-voltage FGMOS-based balanced current scaling in moderate inversion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Antonio J. Lopez-Martin ; Dept. of Electrical and Electronic Eng., Public University of Navarra, Campus Arrosadia, Pamplona, Spain ; Jaime Ramirez-Angulo ; Ramon G. Carvajal

A new method to achieve highly linear scaling of differential currents in CMOS technology is presented. It is based on operation in weak or moderate inversion of FGMOS transistors, and features performance improvements over previous proposals aimed to the same goal, like reduced supply voltage requirements, increased power efficiency, and avoidance of bulk effect. Measurement results of a 0.5 mum CMOS technology are presented that verify the proposed approach.

Published in:

Circuit Theory and Design, 2007. ECCTD 2007. 18th European Conference on

Date of Conference:

27-30 Aug. 2007