By Topic

An evolutionary optimization kernel using a dynamic GA-SVM model applied to analog IC design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Barros, M. ; Inst. Politec. de Tomar, Tomar ; Guilherme, J. ; Horta, N.

In this paper a new design automation approach to the problem of sizing analog ICs is described. The proposed approach employs a dynamic learning scheme, based on Support Vector Machines (SVMs), which together with an evolutionary strategy is used to create feasibility models to efficiently prune the design search space during the optimization process. The proposed approach is demonstrated for the design of CMOS operational amplifiers.

Published in:

Circuit Theory and Design, 2007. ECCTD 2007. 18th European Conference on

Date of Conference:

27-30 Aug. 2007