By Topic

Complementary Antiparallel Schottky Barrier Diode Pair in a 0.13- \mu \hbox {m} Logic CMOS Technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Dongha Shim ; Silicon Microwave Integrated Circuits & SystemResearch Group, Univ. of Florida, Gainesville, FL ; Swaminathan Sankaran ; Kenneth K. O

A shunt-connected complementary antiparallel diode pair (C-APDP) using n- and p-type Schottky barrier diodes (SBDs) in a 0.13-mum CMOS logic process is demonstrated. The structure eliminates the deleterious effects of parasitic capacitance to substrate and reduces the substrate resistance effects. The extrapolated cutoff frequency of C-APDP is above 470 GHz, which demonstrates the potential as a millimeter-wave frequency component. The harmonic power measurements indicate that C-APDPs can generate more than 25 dB higher third harmonic powers than n-type SBDs. The C-APDPs can be integrated with the other devices in CMOS technologies to enable generation and processing of millimeter- and submillimeter-wave signals.

Published in:

IEEE Electron Device Letters  (Volume:29 ,  Issue: 6 )