Synchronization using insertion/deletion correcting permutation codes

In this paper, we present a fast synchronization coding scheme, which uses single insertion/deletion error correcting permutation codes. A possible application to M-ary FSK for the CENELEC A band power-line communications (PLC) is considered. Compared to conventional timing recovery schemes, no redundancies for preamble sequences and no processing delays from decision devices are needed.