By Topic

Calculation of Total Integrated Noise in Analog Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Alireza Dastgheib ; Dept. of Electr. Eng., Stanford Univ., Stanford, CA ; Boris Murmann

Electronic noise is a significant and fundamental issue in the design of analog circuits. In the widely used class of switched-capacitor circuits, the noise metric of interest is the so-called total integrated noise. Closed-form expressions for this quantity are unavailable in literature for all but the simplest circuit configurations that involve first- and second-order noise transfer functions. The lack of these expressions has prevented design automation and performance optimization without relying on repetitive simulations. In this paper we provide a general formula for calculating the total integrated noise in arbitrary circuits. The results are applied to two popular operational transconductance amplifier (OTA) circuits; a two-stage Miller-compensated architecture and a two-stage cascode-compensated topology. Simulations show that the calculated noise for these circuits is in close agreement with SPICE simulations.

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:55 ,  Issue: 10 )