By Topic

Dynamic Clock Scaling for Energy-aware Embedded Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Zdravko Karakehayov ; University of Southern Denmark, Grundtvigs Alle 150, DK-6400, S¿nderborg, Denmark,

This paper presents a method for power management of energy-aware embedded systems. The method is suitable for systems on a chip or microcontrollers where a processor runs in parallel with embedded peripherals. Since the approach is based on clock rate control, it is very easy to implement. While the assumption is that the CPU has an active and a power-saving mode, we introduce a fine-grain energy model which accords well with individually controlled peripherals. The method allows calculating an optimal clock frequency for each task. Also, we discuss the case when the clock scaling must be consistent with constant-clock peripherals such as timers. Under this hardware model we outlined possibilities to scale the CPU clock rate keeping the constant-clock peripherals operational.

Published in:

Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, 2007. IDAACS 2007. 4th IEEE Workshop on

Date of Conference:

6-8 Sept. 2007