By Topic

Subsampling Architecture for Low Power Receivers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
DeVries, C.A. ; Kleer Corp., Ottawa ; Mason, R.D.

Subsampling receivers have several advantages over the direct conversion or low-intermediate-frequency architectures when implementing a low power and flexible receiver. The subsampling receiver requires a lower frequency synthesizer. This paper describes the fundamentals to consider when designing a subsampling receiver. An optimum frequency plan for the subsampling receiver is outlined in a general equation. The specifications for bandpass anti-aliasing filtering are defined by deriving the fundamental relationship between subsampling ratio and filter Q. The noise figure and jitter of the subsampling receiver are also derived in general terms. Finally, a brief description of a 900-MHz example receiver is shown.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:55 ,  Issue: 4 )