By Topic

Lead Free Micro Bumping - Cost & Yield Challenges

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Klaus Ruhmer ; SUSS MicroTec, Inc., Waterbury Center, VT, United States, ; Emmett Hughlett ; Masahiko Ishizuka ; Tomoaki Kojima
more authors

Technology roadmaps for electronic packaging and 3D integration show the continuing trend of increasing input/output connection density between the semiconductor chip and the package or between two different IC's. For FlipChip packaging applications, 150 mum pitch full grid solder bump arrays have already entered production. Bump pitch requirements for 3D applications such as the integration of memory and logic are even tighter. These fine pitch applications exceed the capabilities of traditional wafer bumping processes such as solder screening or ball placement. Controlled Collapse Chip Connection - New Process (C4NP) technology has the ability to produce these very fine pitch connections in a cost effective manner. This paper reviews the latest C4NP data for a 50 mum pitch application. Glass molds were fabricated, filled with solder, inspected, and the solder transferred to a fine pitch wafer. Four molds have been fabricated with cavity top diameters ranging from ~33 to 40 mum., The molds were filled with binary SnAg solder using the mold fill tool, automatically inspected with the mold inspect tool, and wafers were bumped with the solder transfer tool. Characterization of the filled molds and bumped wafers is presented. In addition, the paper also reviews production cost analysis for various UBM stackups and solder bump processes, based on a specifically developed cost model. The Electroless Ni Immersion Au (ENIG) UBM structures in combination with C4NP solder bumping provide a significant cost reduction over alternative structures. C4NP is a unique solder bumping technology developed by IBM which addresses the limitations of existing bumping technologies by enabling low-cost, fine pitch bumping using a variety of lead-free solder alloys. It is a solder transfer technology where molten solder is injected into pre-fabricated and reusable glass molds. The glass mold contains etched cavities which mirror the bump pattern on the wafer. The filled mold is inspected p- rior to solder transfer to the wafer to ensure high final yields. Filled mold and wafer are brought into close proximity/soft contact at reflow temperature and solder bumps are transferred onto the entire 300 mm (or smaller) wafer in a single process step without the complexities associated with liquid flux. C4NP technology is capable of fine pitch bumping while offering the same alloy selection flexibility as solder paste printing. The simplicity of the process makes it a low cost, high yield and fast cycle time solution for both, fine-pitch as well as chip scale package bumping applications. Fine pitch C4NP molds were fabricated by ULCOAT, Japan. Mold fill, inspect and solder transfer was done using the C4NP process at the IBM Hudson Valley Research Park, Hopewell Junction, New York, United States.

Published in:

Electronics Packaging Technology Conference, 2007. EPTC 2007. 9th

Date of Conference:

10-12 Dec. 2007