Skip to Main Content
Redundancy in the output code as an instrument to reduce the impact of nonidealities in different architectures of two-step analog to digital converters (ADC) is investigated. The CRZ converters, which are the converters obtained from the conventional CR architecture with addition of Z extra decision levels, are formalized and compared with the RSD converter. Two distinct models are proposed to investigate separately, by means of system level simulations, the impact of each source of error: the behavioral model and the circuit model. The first one is intended to give an intuitive understanding of how redundancy improves the output response of this class of converters, while the latter is introduced to find, at an early design stage, the optimum sizing of passive components meeting a given resolution. Simulation results from both models are discussed and the different performances of the various converters are evaluated with respect to power, area, and effective resolution.