By Topic

Dual Nanowire Silicon MOSFET With Silicon Bridge and TaN Gate

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Theng, A.L. ; Dept. of Electr. & Electron., Nanyang Technol. Univ., Singapore ; Goh, W.L. ; Lo, G.Q. ; Chan, L.
more authors

This paper demonstrates a high performance silicon nanowire MOSFET built on silicon-on-insulator (SOI) platform. Stress-limiting oxidation technique was exploited for dual nanowire channel formation. To further improve the performance of the device, TaN metal gate is used instead of the conventional polysilicon gate. The thin silicon bridge between the two nanowires provides a small boost in the drive current, without degrading the short channel performance. The novel structures are able to achieve excellent electrical performances, high drive current of 927 muA/mum for p-channel and 554 muA/mum for n-channel, near ideal subthreshold slope (SS), and low drain-induced barrier lowering (DIBL).

Published in:

Nanotechnology, IEEE Transactions on  (Volume:7 ,  Issue: 6 )