Dual Nanowire Silicon MOSFET With Silicon Bridge and TaN Gate

This paper demonstrates a high performance silicon nanowire mosfet built on silicon-on-insulator (SOI) platform. Stress-limiting oxidation technique was exploited for dual nanowire channel formation. To further improve the performance of the device, TaN metal gate is used instead of the conventional polysilicon gate. The thin silicon bridge between the two nanowires provides a small boost in the drive current, without degrading the short channel performance. The novel structures are able to achieve excellent electrical performances, high drive current of 927 $\mu$A/$\mu$m for p-channel and 554 $\mu$A/$\mu$ m for n-channel, near ideal subthreshold slope (SS), and low drain-induced barrier lowering (DIBL).