By Topic

The scalability of 8T-SRAM cells under the influence of intrinsic parameter fluctuations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Cheng, B. ; Univ. of Glasgow, Glasgow ; Roy, S. ; Asenov, A.

Intrinsic parameter fluctuations are already a limiting factor for 6-transistor SRAM scaling. In order to maintain the benefits of CMOS scaling, new SRAM cell designs are necessary. An 8-transistor SRAM cell structure is investigated and the impact of random doping fluctuations on its read and write noise margins, considering various supply voltages, are discussed. The results demonstrate impressive scalability, and indicate that the scaling window is still open for SRAM in the deca-nanometer regime.

Published in:

Solid State Circuits Conference, 2007. ESSCIRC 2007. 33rd European

Date of Conference:

11-13 Sept. 2007