By Topic

Memory Technologies for sub-40nm Node

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kim, Kinam ; Samsung Electron. Co., Ltd., Yongin ; Gitae Jeong

Memory technologies for sub-40 nm will be reviewed, especially for DRAM and NAND Flash. First, technical challenges to be overcome in sub-40 nm node will be addressed, especially patterning and device's aspects. Then, possible solutions and directions will be discussed in detail. It is expected that memory technology scaling will be continued at least down to 30 nm node and beyond by developing novel structures and aggressively adopting new materials.

Published in:

Electron Devices Meeting, 2007. IEDM 2007. IEEE International

Date of Conference:

10-12 Dec. 2007