By Topic

Efficient pipelined ADCs using integer gain MDACs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sharma, V. ; Oregon State Univ., Corvallis ; Un-Ku Moon ; Temes, G.C.

Power consumption of pipelined ADCs is a strong function of the number of bits resolved per stage, particularly for high-performance ADCs. Despite this, conventional design techniques continue to use interstage gain levels of 2N which leave significant gaps in the design space, limiting the extent of optimization. This paper discusses a design method for arbitrary integer-valued interstage gain which retain all benefits of conventional schemes while optimizing power consumption. To demonstrate the practical benefits, a prototype 16-bit 20 Msps ADC with a target power consumption of 200 mW is designed using the proposed techniques.

Published in:

Research in Microelectronics and Electronics Conference, 2007. PRIME 2007. Ph.D.

Date of Conference:

2-5 July 2007