By Topic

New Tool and New Process for Ultra High Performance for Metal/High-K Gate Dielectric Stack for Sub-45 nm CMOS Manufacturing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Venkateshan, A. ; Clemson Univ., Clemson ; Singh, R. ; Poole, K.F.

Off stage power dissipation and profitability are posing fundamental and practical challenges to the scaling of Si CMOS to its limit. With escalating developmental cost, off state leakage current related power dominates the CMOS heat dissipation problem making the necessity of reducing the gate leakage current density to zero, so that the designer will get relief to focus on other imposing challenges. To continue to make big gains, as we scale down from 45 nm it is important to reduce the tool cost and turn to high-k materials. In this paper we report the results of a new process and tool to deposit metal/high-k gate dielectric stack. Hafnium oxide dielectric of 0.39 nm EOT is deposited using monolayer photoassisted deposition process on a home-built system. Our process has also reliably demonstrated the success achieved with low process induced variation of the system and this is the driving factor to convincingly make this an attractive alternate choice to existing tools. The leakage current density value reported in this paper represents the lowest value reported by anyone in the open literature. This is a major breakthrough and will have major impact on the silicon IC manufacturing.

Published in:

Advanced Thermal Processing of Semiconductors, 2007. RTP 2007. 15th International Conference on

Date of Conference:

2-5 Oct. 2007