By Topic

High-performance scalable bidirectional mixed radix-2 n serial-serial multipliers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
A. Almiladi ; De Montfort Univ, Leicester ; M. K. Ibrahim ; M. Al-Akidi ; A. Aggoun

Two new high-performance bidirectional mixed radix-2n serial-serial multipliers are presented. The new designs have improved the area-time performance by ~31% when compared with existing radix-2n serial-serial multipliers. The second design is the first twin-pipe bidirectional radix-2n serial-serial multiplier reported in the literature. The twin-pipe multiplier can be used to perform two successive K-digit multiplications in 2K + 6 cycles without truncating the results. As a consequence, new data can be fed into the multiplier every K+3 cycles. Both proposed designs possess the scalability feature that is missing in existing radix-2n serial-serial multipliers because of the storage elements, which depend on the number of digits needed at the front-end to ensure correct functionality. As a final remark, another significant aspect of the proposed mixed radix-2n serial-serial architecture and its twin-pipe version is that they can be pipelined to the bit-level and give the designer the flexibility to obtain the best trade-off between throughput rate and hardware cost by varying the digit size and the number of pipelining levels.

Published in:

IET Computers & Digital Techniques  (Volume:1 ,  Issue: 5 )