State-Space Dynamic Neural Network Technique for High-Speed IC Buffer Modeling | IEEE Conference Publication | IEEE Xplore