Referenced Items are not available for this document.
The large supply voltage difference between sub-threshold core logic and I/O makes it extremely challenging to convert signals from core circuit to I/O circuit. In this paper, we propose two novel circuits, clock synchronizer and reduced swing inverter to design dynamic and static level converters for sub-threshold logic. Circuit simulations shows that our level converters work at frequency > 500kHz between 20degC and 40degC with a supply voltage of 0.25V
Published in:
Low Power Electronics and Design, 2006. ISLPED'06. Proceedings of the 2006 International Symposium on
Date of Conference: 4-6 Oct. 2006
- Page(s):
- 14 - 19
- Print ISBN:
- 1-59593-462-6
- INSPEC Accession Number:
- 9165132
- Conference Location :
- Tegernsee
- Digital Object Identifier :
- 10.1109/LPE.2006.4271800
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
