By Topic

Product Yield Prediction System and Critical Area Database

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Barnett, T.S. ; IBM Syst. & Technol. Group, Essex Junction ; Bickford, J. ; Weger, A.J.

Pre-silicon yield estimators for ASIC products have the potential for improved accuracy based on retrospective critical area and yield analysis of completed designs. A prototype closed-loop system, in which a database of observed yield and computed critical areas is continuously compiled and updated, is described in this paper. The database allows a yield model based on circuit content, which is available at the time of quote, but before the physical layout, to be optimized to more accurately reflect a technology's random defect sensitivities. Confining ones observations to the mature 130-nm technology minimizes the inclusion of systematic defects in the observed yield, and allows for a more complete view of the random defect component of yield loss.

Published in:

Advanced Semiconductor Manufacturing Conference, 2007. ASMC 2007. IEEE/SEMI

Date of Conference:

11-12 June 2007