Scheduled System Maintenance:
On May 6th, system maintenance will take place from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). During this time, there may be intermittent impact on performance. We apologize for the inconvenience.
By Topic

Reliability of ALD Hf-based High K Gate Stacks with Optimized Interfacial Layer and Pocket Implant Engineering

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
9 Author(s)
Mao, A.Y. ; United Microelectron. Corp., Hsinchu ; Lin, W.M. ; Yang, C.W. ; Hsieh, Y.S.
more authors

Reliability of ALD (atomic layer deposition) HfSiON high K gate stacks is greatly enhanced with a properly engineered IL (interfacial layer) between the gate dielectrics and the Si substrate. We report that the HfSiON, while deposited on an optimized plasma-based IL containing [N], exhibits strong resistance to the bombardment from heavy pocket implant species, achieving significantly reduced leakage and excellent reliability characteristics, compared to the HfSiON without an optimized IL and to the silicon oxynitride control wafers.

Published in:

VLSI Technology, Systems and Applications, 2007. VLSI-TSA 2007. International Symposium on

Date of Conference:

23-25 April 2007