By Topic

Using an FPGA Processor Core and Embedded Linux for Senior Design Projects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hall, T.S. ; Southern Adventist Univ., Collegedale ; Hamblen, J.O.

This paper describes our experiences using a low-cost SoPC FPGA board and an open source RTOS for senior design projects. The Altera DE2 is a small low- cost FPGA-based SoPC system designed for educational use. It has many of the VO features typically found in a standard PC and can support a Nios soft processor core. Students developed a custom Nios processor design for the board and customized a muClinux OS to support their senior design projects.

Published in:

Microelectronic Systems Education, 2007. MSE '07. IEEE International Conference on

Date of Conference:

3-4 June 2007