By Topic

A Tailored Design Partitioning Method for Hardware Emulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Beckert, R. ; Fraunhofer IIS, Dresden ; Fuchs, T. ; Ruelke, S. ; Hardt, W.

Partial run time reconfiguration (pRTR) enables a dynamic replacement of design modules to optimize the resource utilization of FPGA-based hardware emulation. This requires an appropriate partitioning of the entire design into particular hardware modules. There exist various methods to partition a design at functional as well as at structural level. In this paper, an adapted functional method to partition the design into independent modules is proposed. In consideration of typical functional modules (e.g. controller, DSP parts, memory) of a system-on-chip (SoC), the design is partitioned. The method is especially suited if the design consists of regular structures (multiprocessor design, vector-DSP). The results of the design partitioning are used to determine significant parameters of a generic emulator environment implemented on a state-of- the-art FPGA platform. The benefits are a decreasing number of run time reconfigurations and an improved utilization of the FPGA resources.

Published in:

Rapid System Prototyping, 2007. RSP 2007. 18th IEEE/IFIP International Workshop on

Date of Conference:

28-30 May 2007