Cart (Loading....) | Create Account
Close category search window
 

Dual-Bit Gate-Sidewall Storage FinFET NVM and New Method of Charge Detection

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

A FinFET-based nonvolatile memory (NVM) cell design with two separate gate-sidewall charge-storage sites is presented for the first time. The conventional read method and/or a newly proposed read method can be used to identify the charge- storage state of each bit in the cell. The new read method allows the state of each bit to be determined by a forward read operation, and it is compatible with a gate-overlapped source/drain structure that offers improved ON-state conductance in contrast to the conventional read method. The dual-bit FinFET cell design can be used to achieve very high NVM storage density because of its high scalability and compatibility with standard CMOS process technology.

Published in:

Electron Device Letters, IEEE  (Volume:28 ,  Issue: 6 )

Date of Publication:

June 2007

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.