System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

Flexible and scalable methodology for testing high-speed source synchronous interfaces on automated test equipment (ATE) with multiple fixed phase capture and compare

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

The increasing bandwidth requirements of mainstream computing and consumer products, as well as the inefficiency of embedded clock interfaces in terms of latency, protocol overhead and power requirements, have caused the traditional source synchronous interfaces such as dynamic random access memory to break the Gigabit range. Above 1 Gbps dynamic effects such as drift and jitter might become critical for traditional test approaches. At the same time, the usage of dedicated source synchronous ATE HW solutions is challenged by the economic pressure and the flexibility requirements. A new test methodology based on traditional ATE architecture which can deliver both, detailed characterisation results or just a pass/fail decision for a parametric validation in production - depending on the actual test requirement - is described here

Published in:

Computers & Digital Techniques, IET  (Volume:1 ,  Issue: 3 )