By Topic

Fully digital test solution for a set of ADCs and DACs embedded in a SIP or SOC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

The trend towards highly-integrated electronic devices has lead to a growth of system-in-package and system-on-chip technologies, where data converters play a major role in the interface between the real analogue world and digital processing. Testing these converters with accuracy and at low cost represents a big challenge because the observability and controllability of these blocks is reduced and the test operation requires a lot of time and expensive analogue instruments. A new design-for-test technique called `analogue network of converters' is presented. This technique aims at testing a set of analogue-to-digital converters and digital-to-analogue converters in a fully digital setup (using a low-cost digital tester). The proposed method relies on a novel processing of the harmonic distortion generated by the converters and requires an extremely simple additional circuitry and interconnects

Published in:

Computers & Digital Techniques, IET  (Volume:1 ,  Issue: 3 )