By Topic

Performance Evaluation of an SIMD Architecture with a Multi-bank Vector Memory Unit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hoseok Chang ; Sch. of Electr. Eng., Seoul Nat. Univ. ; Junho Cho ; Wonyong Sung

The SIMD architecture is very efficient for multimedia data processing since it can handle multiple data with a single instruction. In order to perform an SIMD operation, data must be aligned in the vector register at first, which requires shuffle, pack or unpack instructions and such instructions can be an obstacle to the performance enhancement. The alignment restriction also hinders the efficient automatic vectorization in SIMD compilers. In this paper, an SIMD processor with a multi-bank vector memory unit is designed. The SIMD processor consists of a 2-way VLIW processor, an n-way SIMD co-processor, and an (n+1)-bank vector memory unit. The vector memory unit also includes the address generation logic. An SIMD compiler which exploits the vector memory unit is developed. Since the vector memory permits unaligned and stride accesses without overhead instructions, the developed compiler shows a quite good performance. The performance of an MPEG2 encoder that is optimized by the developed SIMD compiler is analyzed

Published in:

Signal Processing Systems Design and Implementation, 2006. SIPS '06. IEEE Workshop on

Date of Conference:

Oct. 2006