By Topic

Multiplane Virtual Channel Router for Network-on-Chip Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Seongmin Noh ; Syst. VLSI Lab., Inf. & Commun. Univ., Daejeon, South Korea ; Vu-Duc Ngo ; Haiyan Jao ; Hae-Wook Choi

Network-on-chip is alternative paradigm to improve communication bandwidth compared to bus-based communication, and its performance largely depends on architecture of router. In this paper, multiplane virtual-channel router which has multiple crossbar switches and modified switch allocator is proposed to enhance the latency and throughput performance. Theoretically, we show this multiplane router has much better latency performance compare to single plane router. Also, we carry out the RTL simulation in order to show that the multiplane router with small number of virtual-channels offering smaller hardware complexity than single plane router with large number of virtual-channels.

Published in:

Communications and Electronics, 2006. ICCE '06. First International Conference on

Date of Conference:

10-11 Oct. 2006