By Topic

An Reconfigurable FIR Filter Design on a Partial Reconfiguration Platform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chang-Seok Choi ; Dept. of Inf. & Commun. Eng., Inha Univ., Incheon, South Korea ; Hanho Lee

This paper presents a novel partially reconfigurable FIR filter design that employs dynamic partial reconfiguration. Our scope is to implement an autonomously reconfigurable digital signal processing architecture that is tailored for the realization of arbitrary response FIR filters and flexibility allowing dynamically inserting and/or removing the partial modules to implement the partial reconfigurable FIR filters with various taps. This reconfigurable FIR filter design method using Xilinx Virtex-4 FPGA shows the configuration time improvement, and flexibility by using the dynamic partial reconfiguration method.

Published in:

Communications and Electronics, 2006. ICCE '06. First International Conference on

Date of Conference:

10-11 Oct. 2006