By Topic

RaceCheck: A Race Logic Audit Program For SoC Designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Terence Chan ; Dynetix Design Solutions Inc, Dublin, California, USA.

This paper describes RaceCheck, a new verification program that audits System-on-Chip (SoC) designs for race logic design errors. The unique features of RaceCheck are: it can perform both static and dynamic analysis to reveal hard-to-detect race logic, and it makes use of SoC designs' structural and timing information to suppress false violations. The static race logic analysis is testbench independent, and can be used in all stages of a SoC development. The dynamic race logic analysis uses an event-driven simulation kernel to execute a SoC operations, and reports the exact times, locations and frequency of occurrences of all detected race logic in the design. RaceCheck complements traditional design verification tools to aid users achieve 100 % functional coverage of their new SoC products and time-to-market

Published in:

APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems

Date of Conference:

4-7 Dec. 2006