By Topic

A Methodology for Automatic Hardware Synthesis of Multiplier-less Digital Filters with Prescribed Output Accuracy

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chan, S.C. ; Dept. of Electr. & Electron. Eng., Hong Kong Univ. ; Tsui, K.M. ; Zhao, S.H.

This paper proposes a methodology for automatic synthesis of digital filters to meet prescribed output accuracy. Given a given frequency domain specification and output accuracy, a multiplier-less digital filter with canonical signed digits (CSD) will first be designed using advanced filter design techniques. A novel algorithm, based on geometric programming and marginal analysis methods, is proposed to optimize the hardware resources in terms of the internal wordlength of the digital filters to meet the prescribed output accuracy. Because of the use of CSD and multiplier block, the hardware resources can be greatly reduced. Using the system coefficients and wordlength information so obtained, a system for generating the corresponding VHDL codes was also developed. Automatic hardware synthesis is then employed to target the design to different platforms. The effectiveness of the proposed methodology is evaluated by the realization of a digital intermediate frequency receiver in field programmable gate arrays. Design results show that, the proposed methodology greatly reduces the design time of the system, while requiring much less hardware resources than conventional methods

Published in:

Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on

Date of Conference:

4-7 Dec. 2006