By Topic

A CMOS Current-Reused Transceiver with Stacked LNA and Mixer for WPAN

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yoo, Sang-Sun ; Sch. of Eng., Inf. & Commun. Univ., Daejeon ; Seok-Oh Yun ; Soo-Hwan Shin ; Hyung-Joun Yoo

A low power transceiver is designed in 0.25 mum CMOS technology. Designed transceiver is composed of CMOS PA and low-IF receiver architecture for high integration. To reduce the power dissipation, current-reused topology is used in Rx and up-conversion mixer. And, the simulated power consumption of PA is minimized by optimizing the size of power cells. The power consumptions are 31 mW and 69 mW for Rx and Tx paths, respectively, with 2.5 V supply voltage. Voltage conversion gain of designed receiver is varied from 11.5 to 27.5 dB. Output power is 14.7 dBm with 40 % of PAE at P1dB, and phase noise of QVCO is -122 dBc/Hz@1MHz. These performances are sufficient for WPAN applications such as Zig-Bee and Bluetooth

Published in:

Circuits and Systems, 2006. APCCAS 2006. IEEE Asia Pacific Conference on

Date of Conference:

4-7 Dec. 2006