By Topic

A Generic Synthesizable NoC Switch with a Scalable Testbench

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Vineeth Govind ; Department of Computer Engineering, Tallinn University of Technology, Raja 15, Tallinn, Estonia, e-mail: vineeth ; Jaan Raik ; Raimund Ubar

In this paper, a generic parametrizable VHDL description of a deflecting NoC switch is presented. In addition, a benchmark family of 8 switches representing different possible architecture configurations has been synthesized and tested. We have created a scalable testbench providing high-fault coverage test patterns for network implementations based on this switch. We will show that the testing of switches in the network has a complexity, which grows only as a square root of the number of switches in the network

Published in:

2006 International Biennial Baltic Electronics Conference

Date of Conference:

2-4 Oct. 2006