By Topic

High performance on-chip interconnect system supporting fast SoC generation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Goren, O. ; Freescale Semicond. Israel Ltd., Herzelia ; Netanel, Y.

As VLSI technology continuously scales and market requirements from embedded SoC rapidly change, there is a growing need for on-chip interconnect that fits high performance multiprocessor systems and allows fast SoC generation to reduce time to market. Historically, most of the on-chip interconnects were based on a shared bus architecture, connecting a plurality of masters and a plurality of slaves. This approach becomes obsolete as technology performance increases, due to limited scalability and huge circuit design effort involved. On the other hand, the approach, which proposes non-ordered packet-based interconnect (network on a chip) cannot fulfil the need for latency-sensitive on-chip interconnect and implies complex design and verification. Focusing on high performance multiprocessors systems, addressing the need for fast SoC generation and keeping design and verification efficient, the chip level arbitration and switching system (CLASS), designed by Freescale Semiconductor, proposes a complete on-chip interconnect system which addresses the challenges in today's SoC architectures

Published in:

VLSI Design, Automation and Test, 2006 International Symposium on

Date of Conference:

26-28 April 2006