By Topic

Features of Future Network Processor Architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kyueun Yi ; Dept. of Electr. Eng. & Comput. Sci., California Univ., Irvine, CA ; Gaudiot, J.-L.

As network applications are becoming increasingly sophisticated and Internet traffic is getting heavier, future network processors must continue processing computation-intensive network applications at line rates. In this paper, we identify and describe in detail the specific computational features of network applications such as packet parallelism and dependency, the categorization and kernels of network applications, and the design issues for the next generation of network applications such as deep packet classification processing and security-related processing. We investigate the candidate baseline architectures of network processors to support the next generation of network applications, the desired cache and memory organization for these same applications, and how some packet dependency solutions require the processing of packets in a multiprocessor or a multithreaded environment

Published in:

Modern Computing, 2006. JVA '06. IEEE John Vincent Atanasoff 2006 International Symposium on

Date of Conference:

3-6 Oct. 2006