By Topic

A 400 MHz wave-pipelined 8×8-bit multiplier in CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
D. Ghosh ; Texas Instrum. Pvt. Ltd., Bangalore, India ; S. K. Nandy

We attempt to exploit wave pipelining in CMOS technology. We use Normal Process Complementary Pass Transistor Logic (NPCPL) which is modeled after CPL, to achieve equal delay along all the propagation paths in the logic structure. An 8×8-bit multiplier is designed using this logic in a 0.8 μ technology. The carry-save multiplier architecture is modified suitably to support wave pipelining, viz., the logic depth of all the paths are made identical. The 1 mm×0.6 mm multiplier core supports a throughput of 400 MHz and dissipates a total power of 0.8 W. The methodology can be extended to introduce wave pipelining in other circuits as well

Published in:

Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proceedings., 1993 IEEE International Conference on

Date of Conference:

3-6 Oct 1993