Cart (Loading....) | Create Account
Close category search window
 

Low-power driven technology mapping under timing constraints

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bill Lin ; IMEC Lab., Leuven, Belgium ; De Man, H.

Most research in logic synthesis has mainly focussed on area and delay optimizations. In this paper, we focus on the problem of mapping a technology independent circuit to a library of gates such that power is minimized while satisfying some user-specific timing constraints. Such timing constraints can often be rather stringent. We present a new technology mapping algorithm based on extending the dynamic programming paradigm for low-power under timing constraints. The effectiveness of this algorithm is based on two key observations: first, the switching activities of different nodes in a network can vary significantly; and second, the power contribution from a node is directly proportional to its switching activity. Therefore, it is possible to significantly optimize for low power by minimizing the fanout load of “high” switching nodes whenever possible, and trying to compensate instead for delay at the fanout of “lower” switching nodes. In addition to extending dynamic programming for low power under timing constraints, we have also developed optimization techniques that can be used to optimize further for low power and delay. We present experimental results on a large set of standard benchmarks to demonstrate that substantial optimization is possible

Published in:

Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proceedings., 1993 IEEE International Conference on

Date of Conference:

3-6 Oct 1993

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.