Referenced Items are not available for this document.
The following topics were dealt with: register management; interconnection networks; latency reduction; routing in mesh; cache memory; modelling and performance evaluation; synchronisation and scheduling; memory management; cache coherence; multithreaded architecture; special purpose architechtures; and code optimisation
Published in:
High-Performance Computer Architecture, 1995. Proceedings., First IEEE Symposium on
Date of Conference: 22-25 Jan. 1995
- Meeting Date :
- 22 Jan 1995-25 Jan 1995
- Print ISBN:
- 0-8186-6445-2
- INSPEC Accession Number:
- 4874996
- Conference Location :
- Raleigh, NC, USA
- Digital Object Identifier :
- 10.1109/HPCA.1995.386561
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
