By Topic

A novel approach to cost-effective estimate of power dissipation in CMOS ICs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
L. Benini ; DEIS Univ. di Bologna, Italy ; M. Favalli ; P. Olivo ; B. Ricco

An approach to the estimate of power dissipation in CMOS ICs based on the current limited model of MOS transistors able to accurately evaluate current waveforms for all types of digital circuits is presented. The efficiency of the tool developed is such that ICs with up to 104-105 transistors can be cost-effectively treated without any need of arbitrary partitioning. In addition, the algorithm can be used to study problems related to excessive values of supply currents, such as electromigration or noise, and voltage drops on power buses. Results obtained with significant benchmarks are shown in order to demonstrate the accuracy and the efficiency of the proposed method

Published in:

Design Automation, 1993, with the European Event in ASIC Design. Proceedings. [4th] European Conference on

Date of Conference:

22-25 Feb 1993