Referenced Items are not available for this document.
A technique for the synthesis of complex multifunctional units is presented. Given a set of functions, the goal is to minimize the area cost of the functional unit that can execute these functions. The approach is based on heuristic algorithms which make use of bipartite matching combined with an efficient ordering strategy. The experimental results show that a good tradeoff between CPU time and the quality of the design has been obtained
Published in:
Design Automation, 1993, with the European Event in ASIC Design. Proceedings. [4th] European Conference on
Date of Conference: 22-25 Feb 1993
- Page(s):
- 552 - 556
- Meeting Date :
- 22 Feb 1993-25 Feb 1993
- Print ISBN:
- 0-8186-3410-3
- INSPEC Accession Number:
- 4885230
- Conference Location :
- Paris
- Digital Object Identifier :
- 10.1109/EDAC.1993.386417
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
