By Topic

A 1.0-μm CMOS 60-MBaud single-chip QAM processor for digital radio applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
E. de Man ; Corp. Res. & Dev., Siemens AG, Munich, Germany ; M. Schulz ; R. Schmidmaier

A QAM processor for applications in QAM demodulators with modulation schemes of up to 1024 QAM and baud rates of up to 60 Mbaud has been implemented on a single chip. The chip performs all digital base-band signal processing of a high-capacity QAM demodulator including the digital parts of the timing and carrier recovery as well as the controlling and biasing functions for the proceeding A/D converters. The chip can be operated in half-baud spaced mode and can also be used for cross-polarisation interference cancellation in systems using co-channel transmission modes. The computational power of the QAM processor exceeds 5 gigamultiply-accumulate operations per second. The 800 k-transistor chip has been implemented on a chip area of 185 mm2 using a 1.0-μm CMOS technology and has a power consumption of 4.4 W at 60 MHz clock frequency.

Published in:

Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994

Date of Conference:

1-4 May 1994