By Topic

SIPPOS (single poly pure CMOS) EEPROM embedded FPGA by news ring interconnection and highway path

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ohsaki, K. ; Adv. Syst. Dev., IBM Japan Ltd., Tokyo, Japan ; Asamoto, N. ; Takaya, Y.

A FPGA architecture of two key features is developed. The one is non-volatility with thousands cycles of reprogramming by SIPPOS (single poly pure CMOS) EEPROM which is by standard CMOS process and does not require any additional processing, the other high efficiency of routing/wiring and high speed/low power consumption by a unique hierarchical structure of NEWS (north, east, west, south) ring interconnection and highway path which minimizes number of transfer gates in a path. They are applied to prototype chip design. By this architecture, low cost, non-volatile, high speed and low power FPGA is realized

Published in:

Custom Integrated Circuits Conference, 1994., Proceedings of the IEEE 1994

Date of Conference:

1-4 May 1994